



09/12/00

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney Docket No.

001155

Total Pages

First Named Inventor or Application Identifier

Toshiyuki TAKEMORI and Yuji WATANABE

Express Mail Label No.

Check Box, if applicable [ ] Duplicate

APPLICATION ELEMENTS FOR:

**TRANSISTOR AND METHOD OF MANUFACTURING  
THE SAME**

ADDRESS TO:

Director of Patents and Trademarks  
BOX PATENT APPLICATIONS  
Washington, D.C. 20231

1. ☒ Fee Transmittal Form (Incorporated within this form)  
(Submit an original and a duplicate for fee processing)
2. ☒ Specification Total Pages [36]
3. ☒ Drawing(s) (35 USC 113) Total Sheets [17]
4. ☒ Oath or Declaration Total Pages [2]
  - a. ☒ Newly executed (original)
  - b. ☐ Copy from prior application (37 CFR 1.63(d)  
(for continuation/divisional with Box 17 completed).
    - i. ☐ Deletion of Inventor(s)  
Signed statement attached deleting inventor(s) named in prior application,  
see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation by reference (useable if box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Microfiche Computer Program (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
  - a. ☐ Computer Readable Copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement Verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet and document(s))
9. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) ☒ Power of Attorney

UTILITY PATENT  
APPLICATION TRANSMITTAL

(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney Docket No. 001155

First Named Inventor or Application Identifier

Toshiyuki TAKEMORI and Yuji WATANABE

PAGE 2 OF 3

10. ☐ English translation Document (if applicable)

11. ☐ Information Disclosure Statement ☐ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Return Receipt Postcard (MPEP 503)

14. ☐ Small Entity Statement(s) ☐ Statement filed in prior application  
Status still proper and desired.

15. ☒ Claim for Convention Priority ☒ Certified copy of Priority Document

a. Priority of \_\_\_\_\_ application no. \_\_\_\_\_ filed on \_\_\_\_\_ is claimed under 35 USC 119.  
The certified copies/copy have/has been filed in prior application Serial No. \_\_\_\_\_.  
(For Continuing Applications, if applicable).

16. ☐ Other \_\_\_\_\_

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Division ☐ Continuation-in-part (CIP) of prior application no. \_\_\_\_/\_\_\_\_

FEE TRANSMITTAL	Number Filed	Number Extra	Rate	Basic Fee
The filing fee is calculated below				\$690.00
Total Claims	15 - 20		x \$18.00	
Independent Claims	3 - 3		x \$78.00	
Multiple Dependent Claims			\$260.00	
Basic Filing Fee				690.00
Reduction by 1/2 for small entity				
Fee for recording enclosed Assignment			\$40.00	40.00
TOTAL				\$730.00

UTILITY PATENT  
APPLICATION TRANSMITTAL

(Only for new nonprovisional applications  
under 37 CFR 1.53(b))

Attorney Docket No.

001155

First Named Inventor or Application Identifier

Toshiyuki TAKEMORI and Yuji WATANABE

PAGE 3 OF 3

[XX] A check in the amount of \$730.00 is enclosed to cover the filing fee of \$690.00 and the assignment recordation fee of \$40.00.

[ ] Please charge our Deposit Account No. 01-2340 in the total amount of \_\_\_\_\_ to cover the filing fee and the \_\_\_\_\_ assignment recordation fee. A duplicate of this sheet is attached.

[XX] The Commissioner is hereby authorized to charge payment for any additional filing fees required under 37 CFR 1.16 or credit any overpayment to Deposit Account No. 01-2340. A duplicate of this sheet is attached.

18. CORRESPONDENCE ADDRESS

ARMSTRONG, WESTERMAN, HATTORI  
McLELAND & NAUGHTON  
1725 K Street, N.W. Suite 1000  
Washington, D.C. 20006  
Telephone: (202) 659-2930  
Facsimile: (202) 887-0357

SUBMITTED BY

Typed or Printed Name Mel R. Quintos

Reg. No. 31,898

Signature



Date: September 12, 2000

MRQ/yap

# TRANSISTOR AND METHOD OF MANUFACTURING THE SAME

## BACKGROUND OF THE INVENTION

### Field of the Invention

5           The present invention relates to transistors and, more particularly, to power MOSFETs which are used in most power supply circuits and the like.

### Description of the Related Art

10           Reference number 101 in Figs. 43 and 44 represents a trench type power MOSFET according to the related art. Fig. 44 is a sectional view taken along the line C-C in Fig. 43.

15           As shown in Fig. 44, the power MOSFET 101 has a semiconductor substrate 105 provided by forming a drain layer 112 constituted by an n<sup>-</sup>-type epitaxial layer and p-type body regions 115 on an n<sup>+</sup>-type silicon substrate 111 sequentially. The power MOSFET 101 also has a plurality of cells 103 as shown in fig. 43. The plurality of rectangular cells 103 is formed in a staggered configuration on a top surface of the semiconductor substrate 105. Fig. 43 shows six cells 103<sub>1</sub> through 103<sub>6</sub> and omits a source electrode film which will be described later.

20           As shown in Fig. 44, a trench 118 having a rectangular section whose bottom extends into the drain layer 112 is formed in the p-type body region 115 of each cell 103, and a p<sup>+</sup>-type diffusion region 124 extending to a predetermined depth from  
25

the top surface of the p-type body region 115 is formed in a position between adjacent trenches 118. An n<sup>+</sup>-type source region 127 extending to a depth short of the drain layer 112 from the surface of the p-type body region 115 is formed around the p<sup>+</sup>-type diffusion region 124 and around the opening of the trench.

A gate insulating film 119 is formed on the inner circumferential surface and the bottom surface of the trench 118, and a polysilicon gate 130 is formed on the surface of the gate insulating film 119 such that it fills the interior of the trench 118 and such that the upper end thereof is located higher than the lower end of the source region 127.

A PSG (phosphosilicate glass) film 128 is formed on top of the polysilicon gate 130, and a source electrode film 129 made of Al is formed to coat the top surfaces of the PSG film 128 and the semiconductor substrate 105. The polysilicon gate 130 and source electrode film 129 are electrically insulated by the PSG film 128.

In a power MOSFET 101 having such a structure, when a voltage equal to or higher than a threshold voltage is applied across the polysilicon gates 130 and the source electrode film 129 with a high voltage applied across the source electrode film 129 and drain layer 112, inversion layers are formed at interfaces between the gate oxide films 119 and p-type body regions, and a current flows from the drain to the source through

the inversion layers.

In a power MOSFET 101 having the above-described structure, the PSG films 128 must be patterned using photolithography to provide direct contact between the source electrode film 129 and each of the source regions 127 on the top surfaces of the source regions 127. Since misalignment of the PSG films 128 can occur when they are formed using such a method, the area occupied by the PSG films 128 on the top surface of the semiconductor substrate 105 includes some margin to ensure insulation between the source electrode film 129 and polysilicon gates 130 even if there is some misalignment.

Consequently, the PSG films 128 are formed not only above the trench 118 but also around the openings of the trench.

The parts of the source regions 127 formed around the openings of the trench 118 are therefore located under the PSG films 128 and, in order to provide contact between the source electrode film 129 and the source regions 127 with a sufficiently low resistance, a large area of the source regions 127 must be exposed in advance on the top surface of the semiconductor substrate. As a result, the area occupied by the source regions 127 on the top surface of the semiconductor substrate 105 can not be reduced beyond a certain limit, and this has hindered efforts toward finer devices.

#### SUMMARY OF THE INVENTION

The present invention has been conceived to solve the above-described problems with the related art, and it is an object of the invention to provide a technique which makes it possible to reduce the area occupied by cells to be formed on a substrate, thereby allowing a reduction of the size of devices.

In order to solve the above-described problems, according to a first aspect of the invention, there is provided a transistor having:

a semiconductor substrate having a semiconductor layer, a drain layer of a first conductivity type provided on the semiconductor layer and an oppositely conductive region of a second conductivity type provided on the drain layer;

a trench provided such that it extends from a top surface of the oppositely conductive region to the drain layer;

a source region of the first conductivity type provided in the oppositely conductive region and exposed on an inner circumferential surface of the trench;

a gate insulating film provided on the inner circumferential surface and inner bottom surface of the trench such that it reaches to the drain layer, the oppositely conductive region and the source region;

a gate electrode material provided in tight contact with the gate insulating film;

a source electrode film provided in contact with at least

the source region exposed on the inner circumferential surface of the trench and electrically insulated from the gate electrode material.

According to a second aspect of the invention, there is provided a transistor having a drain electrode film formed on a surface of the semiconductor layer opposite to the drain layer.

According to a third aspect of the invention, there is provided a transistor in which the impurity concentration of the semiconductor layer is higher than the impurity concentration of the drain layer.

According to a fourth aspect of the invention, there is provided a transistor having an insulating material thicker than the gate insulating film provided between the gate electrode material in the trench and the source electrode film.

According to a fifth aspect of the invention, there is provided a transistor in which the insulating material is any one of a silicon oxide film, a combination of a silicon oxide film and PSG film, a combination of silicon oxide film and a BPSG film, and a combination of a silicon oxide film and a silicon nitride film.

According to a sixth aspect of the invention, there is provided a transistor in which the insulating material has a thickness between 0.01  $\mu\text{m}$  and 1.0  $\mu\text{m}$  inclusive.

According to a seventh aspect of the invention, there



is provided a transistor in which the trench is provided in the form of a mesh on a top surface of the semiconductor substrate and in which the source region is provided in contact with the trench.

5 According to an eighth aspect of the invention, there is provided a transistor in which the semiconductor layer is of the first conductivity type.

10 According to a ninth aspect of the invention, there is provided a transistor in which the semiconductor layer is of the second conductivity type as opposed to the drain layer.

According to a tenth aspect of the invention, there is provided a transistor having:

15 a semiconductor substrate having a drain layer of a first conductivity type and an oppositely conductive region of a second conductivity type provided on said drain layer;

a trench provided such that it extends from a surface of said oppositely conductive region to said drain layer;

20 a source region of the first conductivity type provided in said oppositely conductive region and exposed on an inner circumferential surface of said trench;

a gate insulating film provided on the inner circumferential surface and inner bottom surface of said trench such that it reaches to said drain layer, said oppositely conductive region and said source region;

25 a gate electrode material provided in tight contact with

said gate insulating film;

a source electrode film provided in contact with at least said source region exposed on the inner circumferential surface of said trench and electrically insulated from said gate electrode material; and

a metal film formed on a surface of said drain layer opposite to said oppositely conductive region to establish Schottky contact with said drain layer.

According to an eleventh aspect of the invention, there is provided a method of manufacturing a transistor, having the steps of:

diffusing an impurity on a top surface of a drain layer of a first conductivity type provided on a semiconductor substrate to form an oppositely conductive region of a second conductivity type;

etching a top surface of the oppositely conductive region to form a trench whose inner bottom surface is located lower than an upper end of the drain layer;

forming a gate insulating film at least on an inner circumferential surface of the trench;

forming a gate electrode material whose upper end is higher than a lower end of the oppositely conductive region in the trench;

forming a source region which is in contact with the gate insulating film and whose lower end is lower than the upper end

of the gate electrode material in the oppositely conductive region;

forming an insulating material whose upper end is lower than the opening of the trench on the gate electrode material;

5 and

forming a source electrode film in contact with the source region with at least a top surface of the source region exposed.

According to a twelfth aspect of the invention, there is provided a method of manufacturing a transistor in which the top surface of the source region and an inner circumferential surface of the trench in the vicinity of the opening thereof are exposed when the source electrode film is formed.

According to a thirteenth aspect of the invention, there is provided a method of manufacturing a transistor in which the step of forming the insulating material includes the steps of:

forming a first insulating film on a top surface of the gate electrode material, an inner circumferential surface of the trench in the vicinity of the opening thereof and a top surface of the oppositely conductive region;

forming a second insulating film on a top surface of the first insulating film to fill the interior of the trench; and

etching the first and second insulating films to leave the first and second insulating films such that upper ends thereof are lower than the opening of the trench.

According to a fourteenth aspect of the invention, there

is provided a method of manufacturing a transistor in which the step of forming the gate electrode material includes the step of depositing polysilicon in the trench and in which the step of forming the first insulating film includes the step of oxidizing a top surface of the gate electrode film, the inner circumferential surface of the trench in the vicinity of the opening thereof and the top surface of the oppositely conductive region to form the first insulating film.

A transistor according to the related art has a structure in which a source region is exposed on a top surface of a semiconductor substrate and is in direct contact with a source electrode at the exposed surface. It has been therefore necessary to allow the source region to occupy a somewhat large area on the top surface of the substrate to provide a large contact area between the source electrode and source region in order to maintain a predetermined conduction resistance.

On the contrary, in a transistor according to the invention, since a source electrode film is in direct contact with a source region at least in a part of the source region exposed on an inner circumferential surface of a trench, the contact area between the source region and source electrode film can be made substantially as large as that in the related art by exposing a large area of the source region on the inner circumferential surface of the trench even if the area occupied by the source region on the top surface of the semiconductor

substrate is smaller than that in the related art.

This makes it possible to provide source contact between the source region and source electrode film with a sufficiently low resistance as in the related art and to reduce the size of the device by reducing the area occupied by the source region on the top surface of the semiconductor substrate compared to that in the related art.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a plan view illustrating a configuration of cells of a power MOSFET according to an embodiment of the invention.

Fig. 2 is a sectional view illustrating the power MOSFET according to the embodiment of the invention.

Fig. 3 is a sectional view illustrating a step of forming a cell according to the invention.

Fig. 4 is a sectional view illustrating a step following the step in Fig. 3.

Fig. 5 is a sectional view illustrating a step following the step in Fig. 4.

Fig. 6 is a sectional view illustrating a step following the step in Fig. 5.

Fig. 7 is a sectional view illustrating a step following the step in Fig. 6.

Fig. 8 is a sectional view illustrating a step following

the step in Fig. 7.

Fig. 9 is a sectional view illustrating a step following the step in Fig. 8.

Fig. 10 is a sectional view illustrating a step following  
5 the step in Fig. 9.

Fig. 11 is a sectional view illustrating a step following the step in Fig. 10.

Fig. 12 is a sectional view illustrating a step following the step in Fig. 11.

10 Fig. 13 is a sectional view illustrating a step following the step in Fig. 12.

Fig. 14 is a sectional view illustrating a step following the step in Fig. 13.

15 Fig. 15 is a sectional view illustrating a step following the step in Fig. 14.

Fig. 16 is a sectional view illustrating a step following the step in Fig. 15.

Fig. 17 is a sectional view illustrating a step following the step in Fig. 16.

20 Fig. 18 is a sectional view illustrating a step following the step in Fig. 17.

Fig. 19 is a sectional view illustrating a step following the step in Fig. 18.

25 Fig. 20 is a sectional view illustrating a step following the step in Fig. 19.

Fig. 21 is a sectional view illustrating a step following the step in Fig. 20.

Fig. 22 is a sectional view illustrating a step following the step in Fig. 21.

5 Fig. 23 is a sectional view illustrating a step following the step in Fig. 22.

Fig. 24 is a plan view illustrating another configuration of cells according to the embodiment of the invention.

10 Fig. 25 is a sectional view illustrating another step of forming a cell according to the invention.

Fig. 26 is a sectional view illustrating a step following the step in Fig. 25.

Fig. 27 is a sectional view illustrating a step following the step in Fig. 26.

15 Fig. 28 is a sectional view illustrating a step following the step in Fig. 27.

Fig. 29 is a sectional view illustrating a step following the step in Fig. 28.

20 Fig. 30 is a sectional view illustrating a step following the step in Fig. 29.

Fig. 31 is a sectional view illustrating a step following the step in Fig. 30.

Fig. 32 is a sectional view illustrating a step following the step in Fig. 31.

25 Fig. 33 is a sectional view illustrating a step following

the step in Fig. 32.

Fig. 34 is a sectional view illustrating a step following the step in Fig. 33.

Fig. 35 is a sectional view illustrating a substrate used  
5 to manufacture an IGBT according to the embodiment of the invention.

Fig. 36 is a sectional view illustrating a structure of a cell of the IGBT according to the embodiment of the invention.

Fig. 37 is a sectional view illustrating a substrate used  
10 to manufacture another IGBT according to the embodiment of the invention.

Fig. 38 is a sectional view illustrating a step for manufacturing the IGBT of Fig. 27 according to the embodiment of the invention.

Fig. 39 is a sectional view illustrating a step following the step in Fig. 38.

Fig. 40 is a sectional view illustrating a step following the step in Fig. 39.

Fig. 41 is a sectional view illustrating a structure of  
20 a cell of the other IGBT according to the embodiment of the invention.

Fig. 42 is a sectional view illustrating a structure of a cell of a bidirectional conduction switch according to the embodiment of the invention.

Fig. 43 is a plan view illustrating a configuration of  
25



cells of a power MOSFET according to the related art.

Fig. 44 is a sectional view illustrating the power MOSFET according to the related art.

#### 5 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A preferred embodiment of the present invention will now be described with reference to the drawings.

Reference number 1 in Figs. 1 and 2 represents a trench type power MOSFET according to an embodiment of the invention.

10 Fig. 2 is a sectional view taken along the line A-A in Fig. 1.

As shown in Fig. 2, the power MOSFET 1 has a semiconductor substrate 5 provided by forming a drain layer 12 constituted by an n<sup>-</sup>-type epitaxial layer and p-type body regions 15 on an n<sup>+</sup>-type silicon substrate 11 sequentially. As shown in Fig. 15 1, a plurality of cells 3 are formed in the form of a grid on a top surface of the semiconductor substrate 5. Fig. 1 shows six cells 3<sub>1</sub> through 3<sub>6</sub> and omits a source electrode film which will be described later.

As shown in Fig. 2, a trench 18 whose bottom extends into 20 the drain layer 12 is formed in the p-type body region 15 of each cell 3, and a p<sup>+</sup>-type diffusion region 24 extending to a depth short of the drain layer 12 from the top surface of the p-type body region 15 is formed in a position between adjacent trenches 18. An n<sup>+</sup>-type source region 27 extending to a depth 25 short of the drain layer 12 from the top surface of the p-type

body region 15 is formed around the p<sup>+</sup>-type diffusion region 24 and around the trench 18.

The trench 18 is filled with polysilicon gates 30, and the upper ends of the polysilicon gates 30 are located above the lower end of the source regions 27. Gate insulating films 19 are formed between the polysilicon gates 30 and the inner circumferential surface and bottom surface of the trench 18.

In a power MOSFET 1 having such a structure, when a voltage equal to or higher than a threshold voltage is applied across the polysilicon gates 30 and source regions 27 with a high voltage applied across the source electrode film 29 and drain layer 12, inversion layers are formed at interfaces between the gate insulating films 19 and p-type body regions 15, and a current flows from the drain to the source through the inversion layers.

In the present embodiment, the n-type corresponds to the first conductivity type, and the p-type corresponds to the second conductivity type. The p-type body region 15 and p<sup>+</sup>-type diffusion region 24 forms an example of the oppositely conductive region according to the present invention.

A description will now be made with reference to Figs. 3 through 23 on steps for forming individual cells 3<sub>1</sub> through 3<sub>6</sub> on a silicon substrate 11. Fig. 23 is a sectional view taken along the line B-B in Fig. 1.

First, a drain layer 12 constituted by an n<sup>-</sup>-type

epitaxial layer having a thickness in the range from 4 to 5  $\mu\text{m}$  and resistivity of  $0.3 \Omega \cdot \text{cm}$  is formed on a top surface of an  $n^+$ -type silicon substrate 11 having resistivity of  $3 \times 10^{-3} \Omega \cdot \text{cm}$  (Fig. 3).

5        Next, a thermal oxidation process is performed to form a  $\text{SiO}_2$  film 13 on the entire surface of the drain layer 12 (Fig. 4). When boron ions ( $\text{B}^+$ ) are implanted in the drain layer 12 through the  $\text{SiO}_2$  film 13, a  $p^+$ -type implantation layer 14 is formed in the drain layer 12 in the vicinity of a top surface thereof (Fig. 5).

10        Next, a thermal process is performed to diffuse the  $p^+$ -type implantation layer 14 in the drain layer 12, thereby forming a p-type body region 15 extending to a depth of 2  $\mu\text{m}$  from the top surface of the drain layer 12 (Fig. 6).

15        Next, the CVD method is performed to form a thick  $\text{SiO}_2$  film 16 on the  $\text{SiO}_2$  film 13 (Fig. 7), a patterned resist film (not shown) is formed on a top surface of the  $\text{SiO}_2$  film 16, and the  $\text{SiO}_2$  films 16 and 13 are thereafter etched and removed using the resist film as a mask. Then, an opening 17 is formed through  
20 the  $\text{SiO}_2$  films 16 and 13, and a part of the top surface of the p-type body region 15 is exposed on the bottom of the opening 17 (Fig. 8).

25        Next, the resist film is removed, and anisotropic etching such as reactive ion etching is carried out using the  $\text{SiO}_2$  films 16 and 13 formed with the opening 17 as a mask. As a result,

the p-type body region 15 is etched, and a trench 18 having a width of about 0.6  $\mu\text{m}$  and a rectangular section and extending through the p-type body region 15 to reach the drain layer 12 is formed in the p-type body region 15 in the location where the opening 17 has been formed (Fig. 9). The depth of the trench 18 is greater than the thickness of the p-type body region 15, and the bottom surface thereof is located below the upper end of the drain layer 12.

Silicon is exposed in the trench 18 in this state, and a thermal oxidation process is performed after removing the  $\text{SiO}_2$  films 16 and 13 (Fig. 10) to expose the top surface of the p-type body region 15 to form a gate insulating film 19 constituted by a silicon oxide film on the entire surface thereof (Fig. 11). In this invention, the gate insulating film 19 is formed with a thickness of 50 nm.

Next, the CVD method is performed to form a polysilicon thin film doped with phosphorous on the gate insulating film 19, and the interior of the trench 18 is then filled with a polysilicon thin film 20 thus formed (Fig. 12).

Next, the polysilicon thin film 20 is etched for a predetermined period of time to remove the polysilicon thin film 20 on the semiconductor substrate with the polysilicon thin film 20 left in the trench 18. At this time, etching is not terminated when the polysilicon thin film 20 on the top surface of the semiconductor substrate is completely removed in order

to etch also the top surface of the polysilicon thin film 20 left in the trench 18. Hereinafter, the polysilicon layer left in the trench 18 is referred to as "polysilicon gate" and indicated by reference number 30 (Fig. 13). The polysilicon gate 30 is formed in contact with the gate insulating film 19, and the lower end of the same is located below the top surface of the drain layer 12.

In this state, the gate insulating film 19 is exposed on the top surface of the semiconductor substrate and at an upper part of the trench 18 and when the gate insulating film 19 is etched, the top surface of the semiconductor substrate and the inner circumferential surface of the upper part of the trench 18 are exposed (Fig. 14).

Next, a thermal oxidation process is performed to oxidize the part of the semiconductor substrate where silicon is exposed and the polysilicon gate 30 exposed in the trench 18 to form a cap oxide film 21 on the entire surface of such regions (Fig. 15).

Next, a patterned resist film 22 is formed on the top surface of the semiconductor substrate, and boron ions are implanted with the upper part of the trench 18 covered with the resist film 22, which forms p<sup>+</sup>-type implantation layers 23 on the top surfaces of the p-type body regions 15 (Fig. 16).

Next, the resist film 22 is removed, and a thermal process is performed to diffuse the p<sup>+</sup>-type implantation layers 23 in

the p-type body regions 15, thereby forming p<sup>+</sup>-type diffusion regions 24 to a depth of about 1 μm from the top surfaces of the p-type body regions 15 (Fig. 17).

Next, a resist film 25 having an opening in a region  
5 corresponding to the trench 18 and the neighborhood thereof is formed on the cap oxide film 21 (Fig. 18). Phosphorous ions (P<sup>+</sup>) are implanted through the opening of the resist film 25 using the resist film 25 as a mask, and the phosphorous ions (P<sup>+</sup>) are then implanted in the p-type body regions 15 to form  
10 n<sup>+</sup>-type implantation layers 26 in the vicinity of the top surfaces of the p-type body regions 15 (Fig. 19).

Thereafter, a thermal process is performed to diffuse the n<sup>+</sup>-type implantation layers 26 to form source regions 27 constituted by n<sup>+</sup>-type impurity diffusion layers that extend  
15 from the top surfaces of the p-type body regions 15 around the trench 18 in the direction of the depth thereof. The lower ends of the source regions 27 in the parts thereof in contact with the inner circumferential surface of the trench 18 are located below the upper end of the gate insulating film 19 and the upper  
20 end of the polysilicon gate 30.

That is, the upper ends of the gate insulating film 19 and polysilicon gate 30 are located above the lower ends of the source regions 27 on the side thereof closer to the inner circumferential surface of the trench 18 and, as described above,  
25 the lower ends of them are located below the upper end of the

drain layer 12.

Therefore, the gate insulating film 19 and polysilicon gate 30 are provided such that they reach to the drain layer 12, p-type body regions 15 and source regions 27 on the inner circumferential surface of the trench 18 as shown in Fig. 20.

Next, the CVD method is performed to form an insulating film 28 constituted by a PSG film on the cap oxide film 21 such that it extends on the top surface of the substrate and in the interior of the trench 18 (Fig. 21).

Next, the insulating film 28 and cap oxide film 21 are etched for a predetermined period of time to remove the insulating film 28 and cap oxide film 21 on the p-type body regions 15 and to remove the insulating film 28 and cap oxide film 21 formed in the vicinity of the opening of the trench 18, which exposes the top surface of the semiconductor substrate and the inner circumferential surface of the upper part of the trench 18 (Fig. 22).

Thereafter, an Al thin film is formed on the entire surface using evaporation to form a source electrode film 29 (Fig. 23). The cells 3 are formed through the above-described steps.

In the power MOSFET 1 of the present embodiment as described above, the source electrode film 29 and source region 27 in each cell 3 are in direct contact with each other on a top surface 51 of the semiconductor substrate 5 and on an inner

circumferential surface 52 of the trench 18, and are electrically connected to each other.

Therefore, even when the source regions 27 are formed in a small area on the semiconductor substrate 5, the contact area between the source regions 27 and source electrode film 29 can be increased by increasing the area of the source regions 27 exposed on the inner circumferential surface 52 of the trench 18.

Since there is no need for increasing the area occupied by each source region 27 to maintain source contact with a sufficiently low resistance as in the related art, the area occupied by the source regions 27 can be smaller than that in the related art, and this makes it possible to reduce the size of devices.

While the width  $\Delta w$  of the source regions 27 on the top surface of the semiconductor substrate 5 can be reduced only to about 1  $\mu\text{m}$  in a structure according to the related art, the inventors of the present invention have confirmed that the structure of the present embodiment makes it possible to reduce the width  $\Delta w$  of the source regions 27 to 0.5  $\mu\text{m}$  or less.

Thus, in the power MOSFET 1 of the present embodiment, the width  $\Delta w$  of the source region 27 of one cell can be reduced by 50 % or more, and the area occupied by the same can therefore be also reduced significantly.

For example, when the width of a p<sup>+</sup>-type diffusion region



24 was set at 1  $\mu\text{m}$  and the width  $\Delta w$  of a source region according to the related art was set at 1.3  $\mu\text{m}$ , the area occupied by the source region in the structure according to the related art was  $(1 + 1.3 \times 2)^2 - 1^2 = 11.96$  ( $\mu\text{m}^2$ ). On the contrary, when the width of a p<sup>+</sup>-type diffusion region 24 according to the present invention is set at 1  $\mu\text{m}$  as in the related art and the width  $\Delta w$  of a source region is set at 0.5  $\mu\text{m}$ , the area occupied by the source region in the structure according to the invention is  $(1 + 0.5 \times 2)^2 - 1^2 = 3$  ( $\mu\text{m}^2$ ). In this case, the area can be reduced by 75 % in terms of the area ratio. Therefore, a significant reduction of the area for the formation of this region can be achieved in a power MOSFET as a whole.

It is therefore possible to obtain cells 3 in which contact between a source electrode film 29 and source regions 27 is provided on an inner circumferential surface 52 of a trench 18 as described above, and such cells can be also manufactured through steps as described below.

First, a polysilicon gate 30 is formed in a trench 18 at the steps described with reference to Figs. 3 through 13. The step in Fig. 13 is followed by photolithography to form a resist film 31 which covers the trench 18 from above and covers the neighborhood of the trench 18 (Fig. 25), and boron ions (B<sup>+</sup>) are implanted into p-type body regions 15 using the same as a mask to form p<sup>+</sup>-type implantation layers 23 on top surfaces of the p-type body regions 15 (Fig. 26).

Next, the resist film 31 is removed, and a thermal process is performed to thermally diffuse the p<sup>+</sup>-type implantation layers 23 in the p-type body regions 15, thereby forming p<sup>+</sup>-type diffusion regions 24 to a depth short of a drain region 12 from the top surfaces of the p-type body regions 15 (Fig. 27).

Next, a patterned resist film 34 is formed on a gate insulating film 19 (Fig. 28). Phosphorous ions (P<sup>+</sup>) are implanted in the p-type body regions 15 with regions excluding the trench 18 and the neighborhood thereof covered by the resist film 34 through the gate insulating film 19 to form n<sup>+</sup>-type implantation layers 26 in the vicinity of the top surfaces of the p-type body regions 15 (Fig. 29).

Next, the resist film 34 is removed, and a thermal process is performed to diffuse the n<sup>+</sup>-type implantation layers 26 in the p-type body regions 15 to form source regions 27 constituted by n<sup>+</sup>-type impurity diffusion layers that extend from the top surfaces of the p-type body regions 15 around the trench 18 in the direction of the depth thereof. The lower ends of the source regions 27 in the parts thereof on the side of the inner circumferential surface of the trench 18 are located below the upper end of the polysilicon gate 30 (Fig. 30).

In this state, the gate insulating film 19 is exposed on the top surface of the semiconductor substrate and at an upper part of the trench 18 and when the gate insulating film 19 is etched and removed, the top surface of the semiconductor

substrate and the inner circumferential surface of the upper part of the trench 18 are exposed (Fig. 31).

Next, the CVD method is performed to form an insulating film 28 constituted by a PSG film on the top surface of the polysilicon gate 30 exposed in the trench 18, the inner circumferential surface of the trench 18 and the top surfaces of the p-type body regions 15, thereby filling the trench 18 with the insulating film 28 (Fig. 32).

Next, the insulating film 28 is etched for a predetermined period of time to remove the insulating film 28 on the top surface of the semiconductor substrate and to also etch the top surface of the insulating film 28 left in the trench 18 (Fig. 33).

Thereafter, an Al thin film is formed on the entire surface using evaporation to form a source electrode film 29 (Fig. 34).

In a cell formed in such a manner, the source electrode film 29 is in direct contact with the top surface of the source region 27 and a lateral surface thereof exposed on the inner circumferential surface of the trench 18, and electrical connection with the source electrode film 29 is established in those parts in contact therewith. Therefore, since a predetermined conduction resistance can be maintained even when the source region 27 occupies a small area on the top surface of the semiconductor substrate 5, the area occupied by the source region 27 can be smaller than that in the related art

to allow a smaller device size.

Further, such cells in which contact between a source electrode film 29 and source regions 27 is established on an inner circumferential surface 52 of a trench 18 may be used in an IGBT (insulated gate bipolar mode transistor).

An IGBT having such a cell structure can be obtained by first providing a p<sup>+</sup>-type silicon substrate 61 and by forming an n<sup>-</sup>-type epitaxial layer 12 having a thickness in the range from 50 to 60  $\mu\text{m}$  and resistivity of 25  $\Omega\cdot\text{cm}$  on a top surface of the p<sup>+</sup>-type silicon substrate 61 (Fig. 35).

Thereafter, after performing the steps in Figs. 4 through 23, a metal film 70 is formed on a bottom surface of the p<sup>+</sup>-type silicon substrate 61 to establish ohmic contact with the p<sup>+</sup>-type silicon substrate 61, thereby forming an IGBT 4 having the structure shown in Fig. 36. In the IGBT 4, a source region 27, p<sup>+</sup>-type silicon substrate 61 and polysilicon gate 30 serve as the emitter, collector and gate, respectively.

Such a cell structure may be used in a Schottky barrier type IGBT.

A Schottky barrier type IGBT can be obtained by first providing an n<sup>-</sup>-type silicon substrate 71 (Fig. 37) and by processing a top surface of the n<sup>-</sup>-type silicon substrate 71 at the steps in Figs. 4 through 23 to obtain the structure shown in Fig. 38. Thereafter, the thickness of the n<sup>-</sup>-type silicon substrate 71 may be reduced by grinding the bottom side thereof

(Fig. 39), and a metal film 80 may be formed on a bottom surface of the substrate 71 to establish Schottky contact with the n<sup>-</sup>-type silicon substrate 71, thereby providing a Schottky barrier type IGBT 5 having the structure shown in Fig. 40. In the Schottky barrier type IGBT 5, a source region 27, a metal film 80 and polysilicon gate 30 serve as the emitter, collector and gate, respectively.

An IGBT 6 may be provided in which a p<sup>+</sup>-type diffusion region 92 and an n<sup>+</sup>-type diffusion region 93 are formed on a bottom surface of an n<sup>-</sup>-type silicon substrate 71 as in the structure in Fig. 38 and in which a bottom surface electrode 94 constituted by a metal film is formed on the entire bottom surface of the n<sup>-</sup>-type silicon substrate 71 (Fig. 41).

Further, as shown in Fig. 42, a structure of a bidirectional conduction switch 7 may be provided in which a transistor P<sub>2</sub> having completely the same configuration as that of a transistor P<sub>1</sub> is formed on a bottom surface of an n<sup>-</sup>-type silicon substrate 71 formed with the transistor P<sub>1</sub> having the structure shown in Fig. 39 on a top surface thereof. In Fig. 42, reference numbers 15b, 19b, 24b, 27b, 28b, 29b and 30b correspond to reference numbers 15a, 19a, 24a, 27a, 28a, 29a and 30a respectively and represent like parts.

While the above-described embodiment has referred to a power MOSFET 1, an IGBT 4, a Schottky barrier type IGBT 5 and a bidirectional conduction switch 7, transistors according to

the present invention include all of such devices.

The configuration of the cells  $3_1$  through  $3_6$  in the above-described embodiment is not limited to grid-like configurations as shown in Fig. 1 and, for example, a staggered  
5 configuration as shown in Fig. 24 may be employed.

In the present embodiment, as described above, the n-type corresponds to the first conductivity type, and the p-type corresponds to the second conductivity type. This is not limiting the present invention, and the p-type and n-type may  
10 correspond to the first and second conductivity types, respectively.

While a PSG film is used as an insulating film 28, the present invention is not limited to such an insulating film and, for example, a silicon nitride film may be used instead.

While an Al film is used as a source electrode film 29,  
15 the present invention is not limited thereto and, for example, a copper film may be used instead.

While a drain layer 12 is formed as a result of epitaxial growth, a drain layer 12 according to the present invention is  
20 not limited to such a method of formation and may be formed using surface diffusion.

While cells  $3_1$  through  $3_6$  have a rectangular configuration as shown in Fig. 1, the present invention is not limited to such a cell configuration and, for example, circular cells may be  
25 employed.

In the above-described step for forming cells, source regions 27 are formed on top surfaces of p-type body regions 15 after a trench 18 is formed. However, this is not limiting the present invention, and the trench 18 may be formed after the source regions 27 are formed in advance on the top surfaces of the p-type body regions 15.

While all of the semiconductor substrates used in the above-described embodiment are silicon substrates, the present invention is not limited to such semiconductor substrates and may be applied to, for example, a substrate made of SiC or the like.

While a polysilicon gate is used as a gate electrode, the present invention is not limited to such a gate electrode and may be applied to a metal gate.

While the above-described embodiment has referred to transistors having a cell structure, the invention is not limited thereto and may be applied to transistors having a stripe configuration.

While a silicon oxide film is used as a gate insulating film 19, a gate insulating film 19 according to the present invention is not limited thereto and, for example, a silicon nitride film or a composite film consisting of a silicon oxide film and a silicon nitride film may be used.

The present invention makes it possible to reduce the area occupied by source regions on the top surface of a

semiconductor substrate, thereby allowing a reduction of the size of devices.

2025-03-20 10:00:00



What is claimed is:

1. A transistor comprising:

a semiconductor substrate having a semiconductor layer,  
5 a drain layer of a first conductivity type provided on said semiconductor layer and an oppositely conductive region of a second conductivity type provided on said drain layer;

a trench provided such that it extends from a surface of said oppositely conductive region to said drain layer;

10 a source region of the first conductivity type provided in said oppositely conductive region and exposed on an inner circumferential surface of said trench;

15 a gate insulating film provided on the inner circumferential surface and inner bottom surface of said trench such that it reaches to said drain layer, said oppositely conductive region and said source region;

a gate electrode material provided in tight contact with said gate insulating film;

20 a source electrode film provided in contact with at least said source region exposed on the inner circumferential surface of said trench and electrically insulated from said gate electrode material.

2. A transistor according to Claim 1, further comprising

25 a drain electrode film formed on a surface of said semiconductor

layer opposite to said drain layer.

3. A transistor according to Claim 1, wherein the impurity concentration of said semiconductor layer is higher than the  
5 impurity concentration of said drain layer.

4. A transistor according to Claim 1, further comprising  
an insulating material thicker than said gate insulating film  
provided between said gate electrode material in said trench  
10 and said source electrode film.

5. A transistor according to Claim 4, wherein said  
insulating material is any one of a silicon oxide film, a  
combination of a silicon oxide film and PSG film, a combination  
15 of silicon oxide film and a BPSG film, and a combination of a  
silicon oxide film and a silicon nitride film.

6. A transistor according to Claim 4, wherein said  
insulating material has a thickness between 0.01  $\mu\text{m}$  and 1.0  $\mu\text{m}$   
20 inclusive.

7. A transistor according to Claim 5, wherein said  
insulating material has a thickness between 0.01  $\mu\text{m}$  and 1.0  $\mu\text{m}$   
inclusive.

8. A transistor according to Claim 1, wherein said trench is provided in the form of a mesh on a top surface of said semiconductor substrate and wherein said source region is provided in contact with said trench.

5

9. A transistor according to Claim 1, wherein said semiconductor layer is of the first conductivity type.

10. A transistor according to Claim 1, wherein said semiconductor layer is of the second conductivity type as opposed to said drain layer.

11. A transistor comprising:

a semiconductor substrate having a drain layer of a first conductivity type and an oppositely conductive region of a second conductivity type provided on said drain layer;

a trench provided such that it extends from a surface of said oppositely conductive region to said drain layer;

a source region of the first conductivity type provided in said oppositely conductive region and exposed on an inner circumferential surface of said trench;

a gate insulating film provided on the inner circumferential surface and inner bottom surface of said trench such that it reaches to said drain layer, said oppositely conductive region and said source region;

a gate electrode material provided in tight contact with said gate insulating film;

a source electrode film provided in contact with at least said source region exposed on the inner circumferential surface of said trench and electrically insulated from said gate electrode material; and

a metal film formed on a surface of said drain layer opposite to said oppositely conductive region to establish Schottky contact with said drain layer.

12. A method of manufacturing a transistor, comprising the steps of:

diffusing an impurity on a top surface of a drain layer of a first conductivity type provided on a semiconductor layer to form an oppositely conductive region of a second conductivity type;

etching a top surface of said oppositely conductive region to form a trench whose inner bottom surface is located lower than an upper end of said drain layer;

forming a gate insulating film at least on an inner circumferential surface of said trench;

forming a gate electrode material whose upper end is higher than a lower end of said oppositely conductive region in said trench;

forming a source region which is in contact with said

gate insulating film and whose lower end is lower than the upper end of said gate electrode material in said oppositely conductive region;

forming an insulating material whose upper end is lower than the opening of said trench on said gate electrode material; and

forming a source electrode film in contact with said source region with at least a top surface of said source region exposed.

13. A method of manufacturing a transistor according to Claim 12, wherein the top surface of said source region and an inner circumferential surface of said trench in the vicinity of the opening thereof are exposed when said source electrode film is formed.

14. A method of manufacturing a transistor according to Claim 12, wherein said step of forming said insulating material includes the steps of:

forming a first insulating film on a top surface of said gate electrode material, an inner circumferential surface of said trench in the vicinity of the opening thereof and a top surface of said oppositely conductive region;

forming a second insulating film on a top surface of said first insulating film to fill the interior of said trench; and


etching said first and second insulating films to leave said first and second insulating films such that upper ends thereof are lower than the opening of said trench.

5           15. A method of manufacturing a transistor according to Claim 14, wherein said step of forming said gate electrode material includes the step of depositing polysilicon in said trench and wherein said step of forming said first insulating film includes the step of oxidizing a top surface of said gate electrode film, an inner circumferential surface of said trench  
10 in the vicinity of the opening thereof and a top surface of said oppositely conductive region to form said first insulating film.


## ABSTRACT

A technique is provided which makes it possible to reduce the area of a power MOSFET. A power MOSFET 1 according to the invention is a trench type in which a source region 27 is exposed on both of a substrate top surface 51 and an inner circumferential surface 52 of a trench 18. Since this makes it possible to provide contact between the source region 27 and a source electrode film 29 not only on the substrate top surface 51 but also on the inner circumferential surface 52 of the trench 18, source contact is provided with a sufficiently low resistance only on the substrate top surface, and the area of the device can be made smaller than that in the related art in which the source region 27 has been formed in a larger area.

**Fig. 1**




**Fig. 2**







**Fig. 3**




**Fig. 4**




**Fig. 5**




**Fig. 6**




**Fig. 7**




**Fig. 8**






**Fig. 9**




**Fig. 10**




**Fig. 11**


**Fig. 12**




**Fig. 13**




**Fig. 14**




**Fig. 15**




**Fig. 16**




**Fig. 17**




*Fig. 18*




*Fig. 19*




*Fig. 20*




**Fig. 21**




**Fig. 22**



**Fig. 23**




**Fig. 24**







**Fig. 25**




**Fig. 26**




**Fig. 27**




**Fig. 28**




**Fig. 29**




**Fig. 30**




**Fig. 31**



**Fig. 32**




**Fig. 33**




A cross-sectional view of a semiconductor device. The structure consists of several layers and regions. At the bottom is a substrate (11) with an  $N^+$  type region. Above this is a layer (12) with an  $N^-$  type region. A central channel region (19) is formed in the  $N^-$  layer, containing a  $N^-$  type region (30). The channel region is flanked by  $P$ -body regions (15). Above the  $P$ -body regions are  $N^+$  type regions (24) and  $P^+$  type regions (27). A central gate structure (28) is positioned over the channel region, with a top layer (29) and a side layer (28) that extends into the  $N^+$  and  $P^+$  regions.

A cross-sectional view of a semiconductor device. The structure consists of several layers and regions. At the bottom is a substrate (11) with an  $N^+$  type region. Above this is a layer (12) with an  $N^-$  type region. A central channel region (19) is formed in the  $N^-$  layer, containing a  $N^-$  type region (30). The channel region is flanked by  $P$ -body regions (15). Above the  $P$ -body regions are  $N^+$  type regions (24) and  $P^+$  type regions (27). A central gate structure (28) is positioned over the channel region, with a top layer (29) and a side layer (28) that is hatched. The side layer (28) is in contact with the  $N^+$  regions (24) and the  $P$ -body regions (15).

**Fig. 35**





**Fig. 36**



**Fig. 37**

6

**Fig. 41**







Docket No. \_\_\_\_\_

ARMSTRONG, WESTERMAN, HATTORI, McLELAND & NAUGHTON

## Declaration for U.S. Patent Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled TRANSISTOR AND METHOD OF MANUFACTURING THE SAME the specification of which is attached hereto unless the following is checked



was filed on \_\_\_\_\_ as United States Application Number or PCT International Application Number \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 (a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application for which priority is claimed:

(List Prior foreign applications.

	Hei 11-258687	JAPAN	13/9/1999	Priority Claimed
	(Number)	(Country)	(Day/Month/Year Filed)	<u>X</u> Yes ___ No
	_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	___ Yes ___ No
	_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	___ Yes ___ No
	_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	___ Yes ___ No

See attached list for additional prior foreign applications

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

(List Prior U.S. Applications)

_____ (Appln. Serial Number)	_____ (Filing Date)	_____ (Status: Patented, Pending, Abandoned)
_____ (Appln. Serial Number)	_____ (Filing Date)	_____ (Status: Patented, Pending, Abandoned)
_____ (Appln. Serial Number)	_____ (Filing Date)	_____ (Status: Patented, Pending, Abandoned)

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

James E. Armstrong, III, Reg. No. 18,366; William F. Westerman, Reg. No. 29,988; Ken-Ichi Hattori, Reg. No. 32,861; Le-Nhung McLeland, Reg. No. 31,541; Ronald F. Naughton, Reg. No. 24,616; William G. Kratz, Jr., Reg. No. 22,631; Mel R. Quintos, Reg. No. 31,898; James P. Welch, Reg. No. 17,379; John R. Pegan, Reg. No. 18,069; Donald W. Hanson, Reg. No. 27,133; Stephen G. Adrian, Reg. No. 32,878; William L. Brooks, Reg. No. 34,129; John F. Carney, Reg. No. 20,276; Edward F. Welsh, Reg. No. 22,455; Patrick D. Muir, Reg. No. 37,403; Gay A. Spahn, Reg. No. 34,978; John P. Kong, Reg. No. 40,054; and Luke A. Kilyk, Reg. No. 33,251; Leonard D. Bowersox, Reg. No. 33,226.

Please direct all communications to the following address:

**ARMSTRONG, WESTERMAN, HATTORI,  
MCLELAND & NAUGHTON**  
1725 K Street, N.W., Suite 1000  
Washington, D.C. 20006  
Telephone (202)659-2930 Fax:(202)887-0357

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18 of the United States Code, § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole inventor (given name, family name) Toshiyuki Takemori  
Inventor's signature Toshiyuki Takemori Date 13/7/2000  
Residence c/o SHINDENGEN ELECTRIC MANUFACTURING CO., LTD. 10-13, Minami-cho, Hanno-shi,  
SAITAMA 357-8585 JAPAN Citizenship Japanese  
Post Office Address same as the above

Full name of second inventor (given name, family name) Yuji Watanabe  
Inventor's signature Yuji Watanabe Date 13/7/2000  
Residence c/o SHINDENGEN ELECTRIC MANUFACTURING CO., LTD. 10-13, Minami-cho, Hanno-shi,  
SAITAMA 357-8585 JAPAN Citizenship Japanese  
Post Office Address same as the above

Full name of third inventor (given name, family name) \_\_\_\_\_  
Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_  
Residence \_\_\_\_\_  
Post Office Address same as the above Citizenship Japanese

Full name of fourth inventor (given name, family name) \_\_\_\_\_  
Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_  
Residence \_\_\_\_\_  
Post Office Address \_\_\_\_\_ Citizenship Japanese

Full name of fifth inventor (given name, family name) \_\_\_\_\_  
Inventor's signature \_\_\_\_\_ Date \_\_\_\_\_  
Residence \_\_\_\_\_  
Post Office Address \_\_\_\_\_ Citizenship Japanese